Department : B. Explain various assembler directives used in assembly language program Discuss various issues to be considered while assigning the ISA of a processor What are stack and queues?

Author:Tale Faushura
Language:English (Spanish)
Published (Last):21 March 2004
PDF File Size:9.93 Mb
ePub File Size:11.22 Mb
Price:Free* [*Free Regsitration Required]

It is sometimes called the von Neumann machine, since the paper describing its design was edited by John von Neumann, a mathematics professor at both Princeton University and IAS. The computer was built from late until under his direction. The general organization is called Von Neumann architecture. This is regarded as the Prototype of all subsequent general-purpose computers.

Memory: The basic unit of information in the IAS computer is a bit word, which is the standard unit of information stored in a memory location or transferred in one step between the CPU and the main memory M. The size of the main memory is 4K 40 bit words and a secondary storage of 16K words based on electromechanical magnetic drum technology was provided for bulk storage.

Each location in M can be used to store either a single bit number or else a pair of bit instructions. Data Format:. If M X denotes the bit memory word with address X, then M X, denotes the half word consisting of bits 0 through 19 of M X , also called as left instruction and M X, denotes the half word consisting of bits 20 through 39 of M X , also called as right instruction.

The Program Control unit and the Data Processing unit contain storage locations, called registers. The PCU has circuits to interpret opcodes and to issue control signals to the DPU, memory and other circuits involved in executing instructions. The PCU can modify the instruction execution sequence when required to do so by branch instructions. Registers: Instruction register IR : It is one of the major components of PCU and contains the 8-bit opcode instruction being executed.

Instruction buffer register IBR : The IAS fetches two instructions at a time from memory, so it contains a second register, the instruction buffer register for holding a second instruction. Address register AR : It holds the address of a data operand to be fetched from or sent to main memory. Program Counter PC : contains the address of the next instruction to be fetched from memory. Data register DR : Data register normally contains a word to be stored in memory, or issued to receive a word from memory.

Accumulator AC and multiplier quotient MQ : The accumulator is a special register normally used for arithmetic operations and holds the end result of the operation. The MQ is a special register used for multiplication and division operation. Program control or branch instructions: These instructions determine the sequence in which instructions are executed. Instruction execution can be made dependent on a condition, thus allowing decision points.

It also performs the operation of address computation in the ALU and then it is inserted into instructions stored in memory. Instruction Execution: The IAS fetches and executes instructions in several steps that form an instruction cycle.

The IAS fetches two instructions in an instruction cycle. Each instruction cycle consists of two sub cycles. Fetch cycle: The opcode of the next instruction is loaded into the IR and the address portion is loaded into the AR. Execute cycle: The control circuitry interprets the opcode and executes the instruction by sending out the appropriate control signals to cause data to be moved or an operation to be performed by the ALU.

Learn more about Scribd Membership Home. Much more than documents. Discover everything Scribd has to offer, including books and audiobooks from major publishers. Start Free Trial Cancel anytime. Uploaded by Navis Nayagam. Date uploaded Jan 02, Did you find this document useful? Is this content inappropriate? Report this Document. Flag for Inappropriate Content. Download Now. Related titles. Carousel Previous Carousel Next. Jump to Page. Search inside document.

Navis Nayagam. Be Nj. Prashant Prabhakar. Niti Arora. Thanigaivel Raja. Chandramani Kumar. Atif Khan. Ahmed Mido. Alex Torgie. Sri Harsha Guturi. Johari Jalinas.

Caroline Kim. Ayie Paggabao. Kirthi Rk. Aviral Agarwal. Ramesh Kumar. Ayandev Barman. Kushal Mpvs. Ovide Abu Hury El-Ain. More From Navis Nayagam. Popular in Mathematics. The antecedents of customer satisfaction and dissatisfaction toward various types of hotels. Revant Buch. Sudheer Yennu.

Rakesh Jayaprakasan Pottath. Jakub Smardz. Ilangkavi Muniandy. Syed Anwar Ahmed. Thota Mahesh Dba. Pankaj Sharma. Jih Yan Lai. Nasir Ahmed. Bujji RK. Nelson Medrano. Bandi Sujith. Shankar Asr.


EC2303 Unit i the Ias Computer Architecture




Related Articles